

Notice of References Cited		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		09/883,449	SUNG ET AL.	
Examiner		Art Unit		Page 1 of 1
John P Trimmings		2133		

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,012,157	01-2000	Lu, Bo	714/741
	B	US-5,822,228	10-1998	Irrinki et al.	714/718
	C	US-5,513,339	04-1996	Agrawal et al.	703/15
	D	US-5,475,624	12-1995	West, Burnell G.	703/15
	E	US-6,601,205	07-2003	Lehmann et al.	714/741
	F	US-4,782,488	11-1988	Anderson, Duane L.	713/190
	G	US-5,748,641	05-1998	Ohsawa, Takahashi	714/720
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"SynTest Enters the BIST Product", SynTest Technologies, Inc., March 1999, http://www.syntest.com/PressReleaseArchive/19990308_2.htm
	V	J. Dreibelbis et al., "Processor-Based Built-In Self-Test for Embedded DRAM", IEEE Journal of Solid-State Circuits, Vol. 33, No. 11, November 1998, pp 1731-1740.
	W	"Built-In Self-Test (BIST) Using Boundary Scan", Texas Instruments Corp., December 1996, pp 1-8.
	X	I. Burgess, "Test and Diagnosis of Embedded Memory Using BIST", Mentor Graphics Corp., September 2000, pp 1-6.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.